PIC16F877 Core Features

- Accumulator Based Machine
- Harvard Architecture Memory (separate program and data memory)
 - 8Kx14 Flash Based Instruction Memory
 - 368x8 Static Ram Based Data Memory (File Registers)
- 35 Instructions (fixed length encoding 14-bit)
- 3 Addressing Modes (direct, indirect, relative)
- 8x13 Hardware Stack (8 levels not visible from program code)
- Execution Speed
 - Overlapped Instruction Fetch and Instruction Execution
 - 1 cycle/instruction (non-branching)
 - 2 cycles/instruction (branching)
 - 1 cycle period = 4/CLK_IN (ex. 20Mhz CLK_IN -> 200ns cycle period)

PIC16F877 Peripheral Features

- 3 Timer/counters (programmable prescalars)
 - Timer0,Timer2 8-bit
 - Timer1 16-bit
- 2 Capture/Compare/PWM modules
 - Input capture function records the Timer1 count on a pin transition
 - Output compare function transitions a pin when Timer1 matches a programmable register
 - Pulse width modulation function outputs a square wave with a programmable period and duty cycle.
- 10-bit 8 channel analog-to-digital converter
- Synchronous serial port
- USART
- 8-bit Parallel Slave Port function allow another processor to read from a data buffer in the PIC.
- 256 bytes of EEPROM Memory
- Interrupts can be generated from each of the peripherals single vector with a status reg.

PIC16F877 Development Tools

- **MPLAB** Integrated Development Environment
 - Editor
 - Build Tools (Assembler and Linker)
 - Simulator
- Download for Free @ Microchip.com

Software: Programmers Model



Memory Organization

- Program Memory
- Register File Memory

Program Memory

- Used for storing compiled code
- Each location is 14 bits long
- Every instruction is coded as a 14 bit word
- Addresses H'000' and H'004' are treated in a special way
- PC can address up to 8K addresses



Figure 4 Program memory map

Register File Memory

- Consist of 2 Components
 - General Purpose Register (GPR) Files (RAM)
 - ➢Special Purpose Register (SPR) files
- This portion of memory is separated into banks of 128 bytes long

FIGURE 2-3: PIC16F877/876 REGISTER FILE MAP

Д	File Address		File Address		File Address		File Address
Indirect addr. ^(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION REG	81h	TMR0	101h	OPTION REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h		187h
PORTD ⁽¹⁾	08h	TRISD ⁽¹⁾	88h		108h		188h
PORTE ⁽¹⁾	09h	TRISE ⁽¹⁾	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
PIR2	0Dh	PIF2	8Dh	EEADR	10Dh	EECON2	18Dh
TMR1I	0Eh	PCON	8Eh	FEDATH	10Eh	Reserved ⁽²⁾	18Fh
TMR1H	0Fh		8Eh	EEADRH	10Fh	Reserved ⁽²⁾	18Fh
T1CON	10h		90h		110h		190h
TMR2	11h	SSPCON2	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUE	13h	SSPADD	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1I	15h	00101/11	95h		115h		195h
CCPR1H	16h		96h		116h		196h
CCP1CON	17h		97h	General	117h	General	197h
RCSTA	18h	TXSTA	98h	Purpose	118h	Purpose	198h
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	199h
RCREG	1Ah		9Ah	10 29,000	11Ah		19Ah
CCPR2I	1Bh		9Bh		11Bh		19Bh
CCPR2H	1Ch		9Ch		11Ch		19Ch
CCP2CON	1Dh		9Dh		11Dh		19Dh
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh
ADCONO	1Fh	ADCON1	9Eh		11Fh		19Fh
7,200110	20h	7,200111	A0h		120h		1A0h
General Purpose Register 96 Bytes		General Purpose Register 80 Bytes	EFh	General Purpose Register 80 Bytes	16Fh	General Purpose Register 80 Bytes	1EFh
	751	accesses 70h-7Fh	F0h	accesses 70h-7Fh	170h	accesses 70h - 7Fh	1F0h
	/⊦h	Bank 1	⊦⊦h	Bank 2	17Fh	Bank 3	1 1FFN

Register Addressing Modes

 There are 3 types of addressing modes in PIC

Immediate Addressing
Movlw H'0F'
Direct Addressing
Indirect Addressing

Direct Addressing

- Uses 7 bits of 14 bit instruction to identify a register file address
- 8th and 9th bit comes from RP0 and RP1 bits of STATUS register.

Indirect Addressing

- Full 8 bit register address is written the special function register FSR
- INDF is used to get the content of the address pointed by FSR
- Exp : A sample program to clear RAM locations H'20' H'2F'.

- for instance,
 - one general purpose register (GPR) at address 0Fh contains a value of 20
 - By writing a value of 0Fh in FSR register we will get a register indicator at address 0Fh,
 - and by reading from INDF register, we will get a value of 20, which means that we have read from the first register its value without accessing it directly (but via FSR and INDF).
- It appears that this type of addressing does not have any advantages over direct addressing, but certain needs do exist during programming which can be solved smoothly only through indirect addressing.
- Indirect addressing is very convenient for manipulating data arrays located in GPR registers.
 - In this case, it is necessary to initialize FSR register with a starting address of the array, and the rest of the data can be accessed by incrementing the FSR register.





Software: Programmers Model



Some CPU Registers

- STATUS
- PC
- W
- PCL
- PCLATH

	7	
Working register		
	7 6 5 4 3	2 1 0
	Working register	7 Working register

STATUS	(address H	'03', H'83')
	RP0	Register bank select bit
	NOT_TO	Reset status bit
	NOT_PD	Reset status bit
	Z	Zero bit
	DC	Digit carry/borrow bit
	С	Carry/borrow bit

00		

7

7

0

0

- FSR (address H'04', H'84') Indirect data memory address pointer
- INDF (address H'00', H'80') Accessing INDF accesses the location pointed to by FSR

	4 0
PCLATH (address H'0A', H'8A')	
Transferred by a	12 8 7 0
Program counter	
PCL (address H'02', H'82')	
Eight-level stack	

igure⁸ CPU registers.

the accumulator



Figure 3-4 PICmicro[®] MCU Processor with "w" register as an "accumulator"

- to add two numbers together
 - first move the contents of one file register into the *w* register
 - then add the contents of the second file register to w
 - the result can be written to w or to the second file register

the status register



- the STATUS register stores 'results' of the operation
- three of the bits of the STATUS register are set based on the result of an arithmetic or bitwise operation

status register

- three of the bits of the STATUS register are set based on the result of an arithmetic or bitwise operation
 - *zero flag* ; this bit is set whenever the result of an operation is zero
 - *carry flag*; this bit is set whenever the result of an operation is greater than 255 (0xFF); can be used to indicate that higher order bytes need to be updated
 - *digit carry flag*; this bit is set whenever the least significant four bits of the result of an operation is greater than 15 (0x0F)

programming

• there are only 35 instructions

Instructions

- Data Movement
 - movf,movlw,movwf
- Arithmetic
 - addlw,addwf,sublw,subwf,incf,decf
- Logical
 - andlw,andwf,iorlw,iorwf,xorlw,xorwf,rrf,rlf,clrf,clrw,swapf,comf
- Bit Operators
 - bsf,bcf
- Branching
 - goto,btfss,btfsc,decfsz,incfsz
- Subroutine
 - call,return,retlw,retfie
- Misc.
 - sleep,clrwdt,nop

Instruction Set

- Every Instruction is coded in a 14 bit word
- Each instruction takes one cycle to execute
- Only 35 instructions to learn (RISC)

Instruction Set

- Uses 7 bits of 14 bit instruction to identify register file address
- For most instructions, W register is used as a source register
- The result of an operation can be stored back to the W register or back to source register

Млето	nic	Description	Operation	Fleg	Cycle	Notes
		Data transfer				
MÖVLW	k	Move constant to W	$k \rightarrow W$	1	1	1
MOWNE	f	Move VV to f	$W \rightarrow f$		1	1
MOVE	f, d	Move f	f→d	z	1	1.2
CLRW	-	Clear ₩	$0 \rightarrow W$	Z	1	<u> </u>
CLRF	1	Clear f	0 → f	z	1	2
SWAPF	f. d	Swap nibbles in f	fr7:41. (3:01 → fr3:01.(7:41		1	12
		Arritmetic and logic			I .	<u> </u>
ADDI VV	k	Add constant and W	$W_{\pm 1} \rightarrow W$	C DC Z	1	1
ADDWF	f.d	Add W and f	$W_{\ell+1} \rightarrow d$	C.DC Z	1	12
SUBLVV	k	Subtract W from constant	$W-k \rightarrow W$	C.DC.Z	1	
SUBWE	í d	Subtract W from f	W-f→d		1	12
ANDLW	k	AND constant with W	$W.AND.k \rightarrow W$	Z	1	
ANDWF	1. d	AND VV with 1	W.AND.f-d	z	1	12
IORLW	k	OR constant with W	$W \cap \mathbb{R} \to W$	z	1	<u></u>
IORWE	f. d	ORW with 1	W.ORf→d	z	1	12
XORLVV	k	Exclusive OR constant with W	W.ZOR.k - W	z	1	12
XORME	fd	Exclusive OR W with (W.XOR.f→d	Z	1	1 ', <u>~</u>
INCF	f. d	Increment f	f+1 → f	Z	1	1.2
DECF	ſ,d	Decrement ($f: 1 \rightarrow f$	Z	1	1.2
RLF	f, d	Rotate Left f trough carry		С	1	1,2
RRF	t, d	Rotate Right I trough carry		C	1	1,2
COMF	f d	Complement f	$\Gamma \rightarrow d$	Z	1	1,2
		Bit operations		•		
BCF	1, b	Bit Clear 1	0 → f(b)	1	1	1.2
BSF	f, b	Bit Set f	l → fb)		1	1.2
		Directing a program flow		•		
BIFSC	1, b	B4 Test 1, Skip if Clear	rump # f(b)=0	1	1 (2)	3
BTFSS	f, b	Bit Test f, Skip if Set	tump #f(b)=1		1 (2)	3
DECFSZ	f, d	Decrement 1, Skip if 0	f-1 → d, jump if Z=1		1(2)	1,2,3
INCESZ	1, d	Increment 1, Skip if 0	$f \cdot 1 \rightarrow d$, sump if Z=0		1(2)	1.2.3
GOTO	k	Go to address	$W.AND.k \rightarrow W$		2	
CALL	k	Call subroutine	W.AND.f→d		2	
RETURN	-	Return from Subroutine	WOR $k \rightarrow W$		2	
RETLW	k	Return with constant in W	W.OR.f→d	1	2	1
RETFIE	-	Return from interrupt	W.XOR.k → W		2	1
		Other instructions	•		=	12
NOP	-	No Operation			1	1
CLRWDT	-	Clear Watchdog Timer	0 → WDT, I→TO,1 → PD	TO,PD	1	1
SLEEP	-	Go into standby mode	$0 \rightarrow WDT, \rightarrow TO, 0 \rightarrow PD$	TO_PD	1	1

Mnemo	onic,	Description	Cycles		14-Bit	Opcode	j	Status	Notoc
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE REGIS	TER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction

Mnemo	onic,	Description	Cycles		14-Bit	Opcod	e	Status	Notos
Opera	nds	Description	Cycles	MSb			LSb	Affected	NOLES
		BIT-ORIENTED FILE REGIST		RATION	IS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTROL	OPERATI	ONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

Byte-oriented file re	egist	er ope	eratio	ons	_
13	8	7	6		0
OPCODE		d		f (FILE #)	
d = 0 for dest d = 1 for dest f = 7-bit file r	inati inati egis	on W on f ter ad	dres	S	
Bit-oriented file reg	ister	opera	ation	s	
13	10	9		6	0
OPCODE		b (Bl	T #)	f (FILE #)	
f = 7-bit file r Literal and control General	egis [.] oper	ter ad	dres s	s	
13		8	7		0
OPCODE				k (literal)	
k = 8-bit imm	nedia struc	ate val	ue onlv		
12 11	10		,		0
	10				
OPCODE			k (literal)	
k = 11-bit imi	nedi	iate va	alue		

addwf instruction

General form:

addwf floc, $d \qquad d \leftarrow [floc] + w$ floc is a memory location in the file registers (data memory) w is the working register d is the destination, can either be the literal 'f' or 'w' [floc] means "the contents of memory location floc"

addwf	0x70,w	w ← [0x70] + w
addwf	0x70,f	[0x70] ← [0x70] + w

Move Commands:

- movlw 0xF2 : stores the number 0xF2 into the W register
- movwf 0x0C : stores the W register contents into file H'0C'
- movf 0x0C,w : loads the contents of file H'0C' into W register
- movf 0x0C,f : loads the contents of file H'0C' into file H'0C'

Bit Set/Clear Commands

- bcf 0x0C,0
- bsf 0x0D,3
- btfsc 0x42,0
- btfss 0x43,1

- : clear the 0th bit of file H'0C'
- : set the 3rd bit of file H'0D'
- : test the 0th bit of the file H'42', if it is 0, then skip the next line of code.
- : test the 1st bit of the file H'43', if it is 1, then skip the next line of code.

Zero flag: Z

Set to 1 if the previous operation result was 0

Carry flag: C

Set to 1 if the previous result caused a carry or borrow out of the 8-bit word

• Digit Carry flag: DC

Set to 1 if the previous command caused a half carry or borrow across bits 3 and 4.

PCLATH register

PCLATH is a special register located at 0x0A that is used by instructions that modify the PC register.

The PC register is 13 bits so programs can be a maximum of 8K (8192) instructions.

Instructions that affect the PC only change either the lower 8-bits or lower 11-bits; the remaining bits come from the PCLATH register.

If your program is less than 2K (2048) instructions, then you do not have to worry about modifying PCLATH before a *goto* because the PCLATH[4:3] bits will already be '00'.

C to PIC Assembly



INCLUDE "p16f873.inc" ; Register Usage mptest.asm CBLOCK 0x020 ; i, j,k ; reserve space ENDC myid equ D'100' ; define myid label This file can be org 0 assembled by movlw myid ; w <- 100 MPLAB into PIC movwf i ; i <- w;</pre> machine code and incf i,f ; i <- i + 1 simulated. movf i,w ; w <- i movwf j ; j <- w Labels used for memory locations decf j,f ; j <- j - 1 0x20 (i), 0x21(j), 0x22(k) to increase movf i,w ; w <- I code clarity addwf j,w ; w <- w + j movwf k ; k < -where goto here ; loop forever end V 0.4

mptst.asm (cont.) INCLUDE "p16f873.inc"

; Register Usage CBLOCK 0x020 ; i, j,k ; reserve space ENDC

An *assembler directive* is not a PIC instruction, but an instruction to the assembler program. An assembler directive that reserves space for named variables starting at the specified location. Locations are reserved in sequential order, so i assigned 0x20, j to 0x21, etc. Use these variable names instead of absolute memory locations.

mp	tst.asn	ı (cont.)			
myid equ	D'100'		An assembler directive that <i>equates</i> a label to a value. The D'100' specifies a decimal 100.			
			Could have also done: myid equ .100 myid equ 0x64 myid equ H'64'			
org	0 🔶	An assem starting lo statement location 0 must alwa the first in	bler directive that specifies the ocation (<i>origin</i>) of the code after this . This places the code beginning at 0x0000 in program memory. There ays be valid code at location 0 since instruction is fetched from here.			

mptst.asm (cont.) ; i = 100;movlw myid 100 W movwf | i i <- w; ; i = i+1;incf i,f ;j = i i,w movf - i movwf i ; i <-w

The use of labels and comments greatly improves the clarity of the program.

It is hard to over-comment an assembly language program if you want to be able to understand it later.

Strive for at least a comment every other line; refer to lines



Clock Cycles vs. Instruction Cycles

The clock signal used by a PIC to control instruction execution can be generated by an off-chip oscillator, by using an external RC network to generate the clock on-chip.

For the PIC 16F87X, the maximum clock frequency is 20 Mhz.

An instruction cycle is four clock cycles.

A PIC instruction takes 1 or 2 instruction cycles, depending on the instruction

(see Table 13-2, pg. 136, PIC 16F87X data sheet).

An add instruction takes 1 instruction cycle. How much time is this if the clock

frequency is 20 MHz (1 MHz = 1.0e6 = 1,000,000 Hz)?

1/frequency = period, 1/20 Mhz = 50 ns (1 ns = 1.0e-9 s)

Add instruction @ 20 Mhz takes 4 * 50 ns = 200 ns.

By comparison, a Pentium IV add instruction @ 3 Ghz takes 0.33 ns (330 ps). A

Pentium IV could emulate a PIC faster than a PIC can execute! But you can't put a

Pentium IV in a toaster, or buy one from digi-key for \$5.00.