

PIC16F877 Core Features

- Accumulator Based Machine
- Harvard Architecture Memory (separate program and data memory)
 - 8Kx14 Flash Based Instruction Memory
 - 368x8 Static Ram Based Data Memory (File Registers)
- 35 Instructions (fixed length encoding - 14-bit)
- 3 Addressing Modes (direct, indirect, relative)
- 8x13 Hardware Stack (8 levels - not visible from program code)
- Execution Speed
 - Overlapped Instruction Fetch and Instruction Execution
 - 1 cycle/instruction (non-branching)
 - 2 cycles/instruction (branching)
 - 1 cycle period = $4/\text{CLK_IN}$ (ex. 20Mhz CLK_IN -> 200ns cycle period)


PIC16F877 Peripheral Features

- 3 Timer/counters (programmable prescalars)
 - Timer0,Timer2 8-bit
 - Timer1 16-bit
- 2 Capture/Compare/PWM modules
 - Input capture function records the Timer1 count on a pin transition
 - Output compare function transitions a pin when Timer1 matches a programmable register
 - Pulse width modulation function outputs a square wave with a programmable period and duty cycle.
- 10-bit 8 channel analog-to-digital converter
- Synchronous serial port
- USART
- 8-bit Parallel Slave Port - function allow another processor to read from a data buffer in the PIC.
- 256 bytes of EEPROM Memory
- Interrupts can be generated from each of the peripherals - single vector with a status reg.

PIC16F877 Development Tools

- **MPLAB** - Integrated Development Environment
 - Editor
 - Build Tools (Assembler and Linker)
 - Simulator
- Download for Free @ Microchip.com

Software: Programmers Model



Memory Organization

- Program Memory
- Register File Memory

Program Memory

- Used for storing compiled code
- Each location is 14 bits long
- Every instruction is coded as a 14 bit word
- Addresses H'000' and H'004' are treated in a special way
- PC can address up to 8K addresses




Figure 4 Program memory map

Register File Memory

- Consist of 2 Components
 - General Purpose Register (GPR) Files (RAM)
 - Special Purpose Register (SPR) files
- This portion of memory is separated into banks of 128 bytes long

File Address	File Address	File Address	File Address
Indirect addr. ^(*) 00h	Indirect addr. ^(*) 80h	Indirect addr. ^(*) 100h	Indirect addr. ^(*) 180h
TMR0 01h	OPTION_REG 81h	TMR0 101h	OPTION_REG 181h
PCL 02h	PCL 82h	PCL 102h	PCL 182h
STATUS 03h	STATUS 83h	STATUS 103h	STATUS 183h
FSR 04h	FSR 84h	FSR 104h	FSR 184h
PORTA 05h	TRISA 85h	105h	185h
PORTB 06h	TRISB 86h	PORTB 106h	TRISB 186h
PORTC 07h	TRISC 87h	107h	187h
PORTD ⁽¹⁾ 08h	TRISD ⁽¹⁾ 88h	108h	188h
PORTE ⁽¹⁾ 09h	TRISE ⁽¹⁾ 89h	109h	189h
PCLATH 0Ah	PCLATH 8Ah	PCLATH 10Ah	PCLATH 18Ah
INTCON 0Bh	INTCON 8Bh	INTCON 10Bh	INTCON 18Bh
PIR1 0Ch	PIE1 8Ch	EEDATA 10Ch	EECON1 18Ch
PIR2 0Dh	PIE2 8Dh	EEADR 10Dh	EECON2 18Dh
TMR1L 0Eh	PCON 8Eh	EEDATH 10Eh	Reserved ⁽²⁾ 18Eh
TMR1H 0Fh	8Fh	EEADRH 10Fh	Reserved ⁽²⁾ 18Fh
T1CON 10h	90h	General Purpose Register 16 Bytes	190h
TMR2 11h	SSPCON2 91h		191h
T2CON 12h	PR2 92h		192h
SSPBUF 13h	SSPADD 93h		193h
SSPCON 14h	SSPSTAT 94h		194h
CCPR1L 15h	95h		195h
CCPR1H 16h	96h		196h
CCP1CON 17h	97h		197h
RCSTA 18h	TXSTA 98h		198h
TXREG 19h	SPBRG 99h		199h
RCREG 1Ah	9Ah		19Ah
CCPR2L 1Bh	9Bh		19Bh
CCPR2H 1Ch	9Ch		19Ch
CCP2CON 1Dh	9Dh		19Dh
ADRESH 1Eh	ADRESL 9Eh		19Eh
ADCON0 1Fh	ADCON1 9Fh		19Fh
General Purpose Register 96 Bytes	General Purpose Register 80 Bytes	General Purpose Register 80 Bytes	General Purpose Register 80 Bytes
	accesses 70h-7Fh		
Bank 0	Bank 1	Bank 2	Bank 3

 Unimplemented data memory locations, read as '0'.
 * Not a physical register.

Note 1: These registers are not implemented on the PIC16F876.
Note 2: These registers are reserved, maintain these registers clear.

* Not a physical register.

2: These registers are reserved, maintain these registers clear.

Register Addressing Modes

- There are 3 types of addressing modes in PIC
 - Immediate Addressing
 - `Movlw H'0F'`
 - Direct Addressing
 - Indirect Addressing

Direct Addressing

- Uses 7 bits of 14 bit instruction to identify a register file address
- 8th and 9th bit comes from RP0 and RP1 bits of STATUS register.

Indirect Addressing

- Full 8 bit register address is written the special function register FSR
- INDF is used to get the content of the address pointed by FSR
- Exp : A sample program to clear RAM locations H'20' – H'2F' .

- for instance,
 - one general purpose register (GPR) at address 0Fh contains a value of 20
 - By writing a value of 0Fh in FSR register we will get a register indicator at address 0Fh,
 - and by reading from INDF register, we will get a value of 20, which means that we have read from the first register its value without accessing it directly (but via FSR and INDF).
- It appears that this type of addressing does not have any advantages over direct addressing, but certain needs do exist during programming which can be solved smoothly only through indirect addressing.
- Indirect addressing is very convenient for manipulating data arrays located in GPR registers.
 - In this case, it is necessary to initialize FSR register with a starting address of the array, and the rest of the data can be accessed by incrementing the FSR register.





figure 7 Indirect addressing mode.

Software: Programmers Model



Some CPU Registers

- STATUS
- PC
- W
- PCL
- PCLATH





Figure 8 CPU registers.


the accumulator



- to add two numbers together
 - first move the contents of one file register into the *w* register
 - then add the contents of the second file register to *w*
 - the result can be written to *w* or to the second file register

Figure 3-4 PICmicro® MCU Processor with “w” register as an “accumulator”

the status register



- the STATUS register stores 'results' of the operation
- three of the bits of the STATUS register are set based on the result of an arithmetic or bitwise operation

status register

- *three of the bits of the STATUS register are set based on the result of an arithmetic or bitwise operation*
 - *zero flag* ; this bit is set whenever the result of an operation is zero
 - *carry flag* ; this bit is set whenever the result of an operation is greater than 255 (0xFF) ; can be used to indicate that higher order bytes need to be updated
 - *digit carry flag* ; this bit is set whenever the least significant four bits of the result of an operation is greater than 15 (0x0F)

programming

- there are only 35 instructions

Instructions

- Data Movement
 - movf,movlw,movwf
- Arithmetic
 - addlw,addwf,sublw,subwf,incf,decf
- Logical
 - andlw,andwf,iorlw,iorwf,xorlw,xorwf,rrf,rlf,clrf,clrw,swapf,comf
- Bit Operators
 - bsf,bcf
- Branching
 - goto,btfss,btfsc,decfsz,incfsz
- Subroutine
 - call,return,retlw,retfie
- Misc.
 - sleep,clrwdt,nop

Instruction Set

- Every Instruction is coded in a 14 bit word
- Each instruction takes one cycle to execute
- Only 35 instructions to learn (RISC)

Instruction Set

- Uses 7 bits of 14 bit instruction to identify register file address
- For most instructions, W register is used as a source register
- The result of an operation can be stored back to the W register or back to source register

Mnemonic	Description	Operation	Flag	Cycle	Notes
Data transfer					
MOVLW k	Move constant to W	$k \rightarrow W$		1	
MOVWF f	Move W to f	$W \rightarrow f$		1	
MOVF f, d	Move f	$f \rightarrow d$	Z	1	1,2
CLRW -	Clear W	$0 \rightarrow W$	Z	1	
CLRF f	Clear f	$0 \rightarrow f$	Z	1	2
SWAPF f, d	Swap nibbles in f	$f(7:4), (3:0) \rightarrow f(3:0), (7:4)$		1	1,2
Arithmetic and logic					
ADDFW k	Add constant and W	$W+1 \rightarrow W$	C,DC,Z	1	
ADDWF f, d	Add W and f	$W+f \rightarrow d$	C,DC,Z	1	1,2
SUBLW k	Subtract W from constant	$W-k \rightarrow W$	C,DC,Z	1	
SUBWF f, d	Subtract W from f	$W-f \rightarrow d$	C,DC,Z	1	1,2
ANDLW k	AND constant with W	$W \text{ AND } k \rightarrow W$	Z	1	
ANDWF f, d	AND W with f	$W \text{ AND } f \rightarrow d$	Z	1	1,2
IORLW k	OR constant with W	$W \text{ OR } k \rightarrow W$	Z	1	
IORWF f, d	OR W with f	$W \text{ OR } f \rightarrow d$	Z	1	1,2
XORLW k	Exclusive OR constant with W	$W \text{ XOR } k \rightarrow W$	Z	1	1,2
XORWF f, d	Exclusive OR W with f	$W \text{ XOR } f \rightarrow d$	Z	1	
INCF f, d	Increment f	$f+1 \rightarrow f$	Z	1	1,2
DECF f, d	Decrement f	$f-1 \rightarrow f$	Z	1	1,2
RLF f, d	Rotate Left f through carry		C	1	1,2
RRF f, d	Rotate Right f through carry		C	1	1,2
COMF f, d	Complement f	$f \rightarrow d$	Z	1	1,2
Bit operations					
BCF f, b	Bit Clear f	$0 \rightarrow f(b)$		1	1,2
BSF f, b	Bit Set f	$1 \rightarrow f(b)$		1	1,2
Directing a program flow					
BTFSF f, b	Bit Test f, Skip if Set	$\text{jump if } f(b)=1$		1 (2)	3
BTFSF f, b	Bit Test f, Skip if Set	$\text{jump if } f(b)=1$		1 (2)	3
DECFSZ f, d	Decrement f, Skip if 0	$f-1 \rightarrow d, \text{ jump if } Z=1$		1(2)	1,2,3
INCFSZ f, d	Increment f, Skip if 0	$f+1 \rightarrow d, \text{ jump if } Z=0$		1(2)	1,2,3
GOTO k	Go to address	$W \text{ AND } k \rightarrow W$		2	
CALL k	Call subroutine	$W \text{ AND } f \rightarrow d$		2	
RETURN -	Return from Subroutine	$W \text{ OR } k \rightarrow W$		2	
RETLW k	Return with constant in W	$W \text{ OR } f \rightarrow d$		2	
RETFIE -	Return from interrupt	$W \text{ XOR } k \rightarrow W$		2	
Other instructions					
NOP -	No Operation			1	
CLRWDOT -	Clear Watchdog Timer	$0 \rightarrow WDT, 1 \rightarrow TO, 1 \rightarrow PD$	$\overline{TO}, \overline{PD}$	1	
SLEEP -	Go into standby mode	$0 \rightarrow WDT, 1 \rightarrow TO, 0 \rightarrow PD$	$\overline{TO}, \overline{PD}$	1	

Mnemonic, Operands		Description	Cycles	14-Bit Opcode				Status Affected	Notes
				MSb		LSb			
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	1fff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	C	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	C	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.


The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction

Mnemonic, Operands	Description	Cycles	14-Bit Opcode				Status Affected	Notes	
			MSb		LSb				
BIT-ORIENTED FILE REGISTER OPERATIONS									
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL AND CONTROL OPERATIONS									
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	$\overline{TO}, \overline{PD}$	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	$\overline{TO}, \overline{PD}$	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

Byte-oriented file register operations




d = 0 for destination W

d = 1 for destination f

f = 7-bit file register address

Bit-oriented file register operations




b = 3-bit bit address

f = 7-bit file register address


Literal and control operations

General



k = 8-bit immediate value

CALL and GOTO instructions only



k = 11-bit immediate value

addwf instruction

General form:

addwf floc, d $d \leftarrow [floc] + w$

floc is a memory location in the file registers (data memory)

w is the working register

d is the destination, can either be the literal 'f' or 'w'

[floc] means “the contents of memory location *floc*”

addwf 0x70,w $w \leftarrow [0x70] + w$

addwf 0x70,f $[0x70] \leftarrow [0x70] + w$

Move Commands:

`movlw 0xF2` : stores the number 0xF2 into the W register

`movwf 0x0C` : stores the W register contents into file H'0C'

`movf 0x0C,w` : loads the contents of file H'0C' into W
register

`movf 0x0C,f` : loads the contents of file H'0C' into file
H'0C'

Bit Set/Clear Commands

bcf	0x0C,0	: clear the 0th bit of file H'0C'
bsf	0x0D,3	: set the 3rd bit of file H'0D'
btfsc	0x42,0	: test the 0th bit of the file H'42', if it is 0, then skip the next line of code.
btfss	0x43,1	: test the 1st bit of the file H'43', if it is 1, then skip the next line of code.

- **Zero flag: Z**

Set to 1 if the previous operation result was 0

- **Carry flag: C**

Set to 1 if the previous result caused a carry or borrow out of the 8-bit word

- **Digit Carry flag: DC**

Set to 1 if the previous command caused a half carry or borrow across bits 3 and 4.

PCLATH register


PCLATH is a special register located at 0x0A that is used by instructions that modify the PC register.

The PC register is 13 bits so programs can be a maximum of 8K (8192) instructions.

Instructions that affect the PC only change either the lower 8-bits or lower 11-bits; the remaining bits come from the PCLATH register.

If your program is less than 2K (2048) instructions, then you do not have to worry about modifying PCLATH before a *goto* because the PCLATH[4:3] bits will already be '00'.

C to PIC Assembly



```

INCLUDE "p16f873.inc"

; Register Usage
CBLOCK 0x020    ;
    i, j, k      ; reserve space
ENDC

myid equ  D'100'    ; define myid label

    org      0
    movlw    myid    ; w <- 100
    movwf    i        ; i <- w;

    incf     i, f      ; i <- i + 1

    movf     i, w      ; w <- i
    movwf    j        ; j <- w

    decf     j, f      ; j <- j - 1

    movf     i, w      ; w <- I
    addwf    j, w      ; w <- w + j
    movwf    k        ; k <- w

here
    goto     here      ; loop forever
end

```

mptest.asm

This file can be assembled by MPLAB into PIC machine code and simulated.

Labels used for memory locations 0x20 (i), 0x21(j), 0x22(k) to increase code clarity

mptst.asm (cont.)

```
INCLUDE "p16f873.inc" ←
```

Include file that defines various labels for a particular processor. This is an assembler directive, do not start in column 1. Only labels start in column 1.

```
; Register Usage  
CBLOCK 0x020 ;  
    i, j, k    ; reserve space  
ENDC ←
```

An assembler directive that reserves space for named variables starting at the specified location. Locations are reserved in sequential order, so *i* assigned 0x20, *j* to 0x21, etc. Use these variable names instead of absolute memory locations.

An *assembler directive* is not a PIC instruction, but an instruction to the assembler program.

mptst.asm (cont.)

`myid equ D'100'` ←

An assembler directive that *equates* a label to a value. The `D'100'` specifies a decimal 100.

Could have also done:

`myid equ .100`

`myid equ 0x64`

`myid equ H'64'`

`org 0` ←

An assembler directive that specifies the starting location (*origin*) of the code after this statement. This places the code beginning at location 0x0000 in program memory. There must always be valid code at location 0 since the first instruction is fetched from here.

mptst.asm (cont.)

```
; i = 100;  
movlw myid ; w <- 100  
movwf i ; i <- w;  
  
; i = i+1;  
incf i,f ; i <- i + 1  
  
; j = i  
movf i,w ; w <- i  
movwf j ; j <- w
```

The use of labels and comments greatly improves the clarity of the program.

It is hard to over-comment an assembly language program if you want to be able to understand it later.

Strive for at least a comment every other line; refer to lines

mptst.asm (cont.)

```
here  
goto  here ; loop forever
```

A label that is the target of a *goto* instruction. Labels must start in column 1, and are case sensitive (instruction mnemonics are not case sensitive).

```
end
```

A comment

An assembler directive specifying the end of the program. All assembly language programs must have an *end* statement.

Clock Cycles vs. Instruction Cycles

The clock signal used by a PIC to control instruction execution can be generated by an off-chip oscillator, by using an external RC network to generate the clock on-chip.

For the PIC 16F87X, the maximum clock frequency is 20 Mhz.

An **instruction cycle** is **four clock** cycles.

A PIC instruction takes 1 or 2 instruction cycles, depending on the instruction (see Table 13-2, pg. 136, PIC 16F87X data sheet).

An add instruction takes 1 instruction cycle. How much time is this if the clock frequency is 20 MHz (1 MHz = 1.0×10^6 = 1,000,000 Hz)?

$1/\text{frequency} = \text{period}$, $1/20 \text{ Mhz} = 50 \text{ ns}$ ($1 \text{ ns} = 1.0 \times 10^{-9} \text{ s}$)

Add instruction @ 20 Mhz takes $4 * 50 \text{ ns} = 200 \text{ ns}$.

By comparison, a Pentium IV add instruction @ 3 Ghz takes 0.33 ns (330 ps). A Pentium IV could emulate a PIC faster than a PIC can execute! But you can't put a Pentium IV in a toaster, or buy one from digi-key for \$5.00.