CENG 336 INT. TO EMBEDDED SYSTEMS DEVELOPMENT

Spring 2006 Recitation 08

OUTLINE

- TIMER MODULES
 - TIMER0 Module
 - TIMER1 Module
 - TIMER2 Module
- Sample program simulation

TIMER0 Module

- 8-bit timer/counter
- Readable and writable (TMR0 register)
- 8-bit software programmable prescaler
- Internal or external clock select
- Edge select for external clock
- Interrupt on overflow from FFh to 00h

BLOCK DIAGRAM OF THE TIMER0



12.04.2007

TIMER MODE

• Timer0 module increments using internal clock according to the prescaler.

• If the TMR0 register is written, the increment is **inhibited** for the following **two instruction cycles**.

• All instructions writing to TMR0, when the prescaler is assigned to Timer0, will clear the prescaler count, but will not change the prescaler assignment.

OPTION_REG REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		R/W	/-1	R/W-1		R/W-1
RBPU	INTEDG	TOCS	TOSE	PSA		PS	2	PS1		PS0
bit 7										bit 0
					PS2	:PS0:	Pres	caler Ra	te Se	elect bits
TOCS: TIV	IR0 Clock S	Source Sel	ect bit		Bit \	/alue	TMF	R0 Rate	WD	T Rate
1 = Trans	ition on TO	CKI pin			0	00	1	:2	1	: 1
0 = Intern	al instructio	on cycle clo	ck (CLKOl	JT)	0	01	1	:4	1	: 2
PSA: Preso 1 = Preso 0 = Preso	escaler Ass caler is ass caler is ass	ignment bi igned to th igned to th	t e WDT e Timer0 n	nodule	0 1 1 1	10 11 00 01 10 11	1 1 1 1 1	: 16 : 32 : 64 : 128 : 256	1 1 1 1	: 4 : 8 : 16 : 32 : 64 : 128

COUNTER MODE

• Timer0 increments either on rising or falling edge of pin RA4/T0CKI according to the prescaler.

• All instructions writing to TMR0, when the prescaler is assigned to Timer0, will clear the prescaler count, but will not change the prescaler assignment.

OPTION_REG REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	1 R/W-		-1	R/W-1		R/W-1	
RBPU	INTEDG	TOCS	TOSE	PSA	A PS		2	PS1		PS0	
bit 7									*****	bit	0
TOCS: T	MR0 Clock	Source Sele	PS2	:PS0 :	Pres	caler Ra	te S	elect bit	5		
1 = Tran	Bit V	/alue	TMF	R0 Rate	WE)T Rate					
0 = Internal instruction cycle clock (CLKOUT)						00	1	:2	1	:1	
TOSE: T	MR0 Source	e Edge Sele	ct bit		00	01	1	:4	1	:2	
1 = Incre	ement on hig	h-to-low tra	Insition on T	OCKI pin	0.01	11	1	· 0 · 16	1	· 4 · 8	
0 = Incre	ement on lov	v-to-nign tra	Insition on I	UCKI pin	1(00	1	: 32	1	: 16	
PSA: Pro	escaler Assi	gnment bit			1(01	1	: 64	1	: 32	
1 = Pres	caler is assi	gned to the	WDT		1:		1	: 128	1	: 64	
0 = Pres	caler is assi	gned to the	limer0 mod	dule			l	. 200		. 120	
12.04.2007			CEr	ng336							6

TIMER0 INTERRUPT

- TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h.

INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	
GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	
bit 7	E		Г		FLAG BIT		bit 0	

TIMER1 Module

- 16-bit timer/counter
- Readable and writable (TMR1H & TMR1L)
- Software programmable prescaler
- Internal or external clock select
- External clock can be syn. or asyn.
- No edge select, <u>only rising edge</u>!
- Interrupt on overflow from FFFFh to 0000h
- Second crystal permitted
- Can be used by CCP modules

BLOCK DIAGRAM OF THE TIMER1



- When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2 and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored, and these pins read as '0'.
- The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

TIMER MODE

• In this mode, Timer1 module increments using **internal clock** according to the **prescaler**.

• T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset. In any other reset, the register is unaffected.

T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0
T1CKPS1 11 = 1:8 F 10 = 1:4 F 01 = 1:2 F 00 = 1:1 F	TICKPS0 Prescale val Prescale val Prescale val Prescale val	: ue ue ue	TMR1CS: Tim 1 = External of 0 = Internal of TMR1ON: Tim 1 = Enables T 0 = Stops Tim	ner1 Clock Sourc clock from pin RC ock (Fosc/4) ner1 On bit imer1 er1	e Select bit 0/T1OSO/T [·]	1CKI (on the	rising edge)

COUNTER MODE

 In this mode, Timer1 increments either on <u>rising edge</u> of the pin

- RC1/T1OSI/CCP2 when T1OSCEN is set
- RC0/T1OSO/T1CKI when T1OSCEN is cleared

• After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.



COUNTER MODE

T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	
bit 7							bit 0	
T1CKPS1:T1CKPS0 : Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value								

10 = 1:4 Prescale value

- 01 = 1:2 Prescale value
- 00 = 1:1 Prescale value

T1OSCEN: Timer1 Oscillator Enable Control bit

1 = Oscillator is enabled

0 = Oscillator is shut-off (the oscillator inverter is turned off to eliminate power drain)

T1SYNC: Timer1 External Clock Input Synchronization Control bit

When TMR1CS = 1:

1 = Do not synchronize external clock input

0 = Synchronize external clock input

When TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

TMR1CS: Timer1 Clock Source Select bit

1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge)

0 = Internal clock (Fosc/4)

TMR10N: Timer1 On bit

- 1 = Enables Timer1
- 0 = Stops Timer1

TIMER1 INTERRUPT

- TMR1 interrupt is generated on overflow from FFFFh to 0000h

INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

R/W-0	R/W-x						
GIE	PEIE	T0IE	INTE	RBIE	TOIF	INTF	RBIF
bit 7							bit 0

PIE1 REGISTER (ADDRESS 8Ch)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7						F	bit 0

PIR1 REGISTER (ADDRESS 0Ch)



Reading a 16-bit Free-Running Timer

```
; All interrupts are disabled

MOVF TMR1H, W ; Read high byte

MOVWF TMPH ;

MOVF TMR1L, W ; Read low byte

MOVWF TMPL ;
```

```
MOVFTMR1H, W; Read high byteSUBWFTMPH, W; Sub 1st read with 2nd readBTFSCSTATUS,Z; Is result = 0
```

```
GOTO CONTINUE ; Good 16-bit read
```

;

; TMR1L may have rolled over between the read of the high and low bytes. ; Reading the high and low bytes now will read a good value.

;

	MOVF	TMR1H,	W	; Read high byte
	MOVWF	TMPH		;
	MOVF	TMR1L,	W	; Read low byte
	MOVWF	TMPL		;
; Re-e	nable tl	he Inte	rrupt	(if required)
CONTIN	UE			; Continue with your code

Writing a 16-bit Free-Running Timer

; All interrupts are disabled

CLRF	TMR1L	; (Clear	Low	byte	e, Ens	sures	no
		;	roll	ove	r int	O TMF	R1H	
MOVLW	HI_BYTE	; \	Value	to :	load	into	TMR1H	ł
MOVWF	TMR1H, F	; V	Write	Hig	h byt	e		
MOVLW	LO BYTE	; \	Value	to :	load	into	TMR1I	
MOVWF	TMR1L, F	; V	Write	Low	byte	2		
; Re-enable th	e Interrupt	(if	f requ	ire	d)			
CONTINUE		; (Contin	ue v	with	your	code	

TIMER2 Module

- 8-bit timer only
- Readable and writable (TMR2)
- Cleared on any device reset
- 1:1,1:4 or 1:16 programmable prescaler
- 4-bit programmable postscaler
- Has a period register (PR2)
- Interrupt on match with PR2
- Can be used by CCP modules

BLOCK DIAGRAM OF THE TIMER2

Sets Flag

• PR2 is 8-bit readable and writable period register and initialized to FFh upon RESET.

• Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle.

• The match output of TMR2 goes through a 4-bit postscaler to generate a TMR2 interrupt.

TMR2 bit TMR2IF Output⁽¹⁾ **RESET** Prescaler TMR2 Reg Fosc/4 1:1, 1:4, 1:16 Postscaler /2 Comparator 1:1 to 1:16 ĚQ T2CKPS1: T2CKPS0 PR2 Reg T2OUTPS3: T2OUTPS0 Note 1:TMR2 register output can be software selected by the SSP module as a baud clock.

• The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device RESET (POR, MCLR Reset, WDT Reset, or BOR)

12.04.2007

CEng336

TIMER2 CONTROL REGISTER

T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

Unimplemented: Read as '0'

TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale 0010 = 1:3 Postscale . . . 1111 = 1:16 Postscale TMR2ON: Timer2 On bit 1 = Timer2 is on 0 = Timer2 is off T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits 00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

TIMER2 INTERRUPT

- TMR2 interrupt is generated on match with PR2 (consider postscaler).

INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)



12.04.2007

ANY QUESTION?